884 U.S. P.I.

# PATENT APPLICATION TRANSMITTAL LETTER

Attorney's Docket No.

NREL 97-10

OT	THE	COMMISSIONER	OF	PATENTS	AND	TRADEMARKS	ς.
<b>.</b> – –		0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	~	T T T T T T T T T T T T	1 L 1 L		J .

Eansmitted herewith for filing in the patent application of <u>KANNAN V. RAMANATHAN, MIGUEL A. CONTRERAS</u> ,							
RAGHU N. BHATTACHARYA, JAMES KEANE AND ROMMEL NOUFI							
tor CADMIUM-FREE JUNC	for CADMIUM-FREE JUNCTION FABRICATION PROCESS FOR CuInSe, THIN FILM SOLAR CELLS						
Enclosed are:							
☐ 1 sheets of di	rawing.						
an assignment of the inven	tion to	MIDWEST RESEA KANSAS CITY, M	RCH INSTITUTE				
a certified copy of a				applicatio	n.		
associate power of attorney							
uerified statement to establ	ish small entity status	under 37 CFR 1.9 and 1.2	27				
CLAIMS AS FILED OTHER THAN A SMALL ENTITY SMALL ENTITY							ENTITY
FOR	NO. FILED	NO. EXTRA	RATE	FEE	<u>OR</u>	RATE	FEE
BASIC FEE				\$	<u>OR</u>		\$770.00
TOTAL CLAIMS	//	0		\$	<u>OR</u>	\$22	
INDEP CLAIMS	2	0		\$	<u>OR</u>	\$80	
MULTIPLE DEPENDENT CLAIM				\$	<u>OR</u>		\$
*If the diffeence in col.1 is less than zero TOTAL	*If the diffeence in col.1 is less than zero, write "0" in col. 2  OR TOTAL \$770.00						
Please charge my Deposit Account No. 14-0460 in the amount of \$770.00.							
☐ A duplicate copy of this sheet is enclosed.							
A check in the amount of \$to cover the filing fee is enclosed.							
The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 14-0460							
🛛 Any additional fi	Any additional filing fees required under 37 CFR 1.16.						
Any patent application processing fees under 37 CFR 1.17.							
The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 14-0460							
Any filing fees under 37 CFR 1.16 for presentation of extra claims.							
Any patent application processing fees under 37 CFR 1.17.							
☐ The issue fee set is 37 CFR 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR 1.311(b).							
September 29, 1997							
date Ken Richaldson, Attorney for Application							
<del></del>			r				į

# CADMIUM-FREE JUNCTION FABRICATION PROCESS FOR CuInSe $_2$ THIN FILM SOLAR CELLS

Ву

Kannan V. Ramanathan Miguel A. Contreras James Keane Raghu N. Bhattacharya; and Rommel Noufi

# CADMIUM-FREE JUNCTION FABRICATION PROCESS FOR CuInSe<sub>2</sub> THIN FILM SOLAR CELLS

### 5 CONTRACTUAL ORIGIN OF THE INVENTION

The United States Government has rights in this invention pursuant to Contract No. DE-AC36-83CH10093 between the United States Department of Energy and the Midwest Research Institute.

### **BACKGROUND OF THE INVENTION**

# 10 I Field of the Invention.

The present invention relates to a cadmium free thermal diffusion zinc chloride junction formation process for making high efficiency heterojunction thin film photovoltaic cells formed from compound semiconductors, in particular, copper indium diselenide, including the gallium and sulfur alloys thereof, and to the semiconductor produced thereby.

# 2. <u>Description of the Prior Art.</u>

The prior art discloses several methods for the manufacture of high light to electrical energy conversion efficiency ("efficiency") thin film photovoltaic cells formed from a first layer of copper indium disclenide in heterojunction with one or more layers of cadmium sulfide ("CdS"). In Mickelsen et al, U.S. Pat. No. 4,335,266, a method is disclosed for forming the copper indium disclenide layer in two distinct regions. The first region desirably contains an excess of copper and the second region is copper deficient. Diffusion between the two layers achieves a uniform copper indium disclenide structure in order to reduce the formation of pure copper nodules near the copper indium disclenide surface where the cadmium sulfide layer is to be deposited. Despite the Mickelsen improvements in the copper indium disclenide layer, it had still been found necessary to deposit a cadmium sulfide layer to achieve high efficiency.

While various improvements have been made in the manufacture of copper indium diselenide CdS cells, several complications remain. For example, chemical bath deposition of cadmium sulfide is used to produce the highest efficiency devices. However, this step involves a slow wet chemical

5

10

step inconsistent with an otherwise inline dry fabrication process. Moreover, cadmium and thiourea are highly toxic materials which escalate manufacturing costs as a result of the handling and disposal of the hazardous wastes.

Some of the attempts to avoid the handling complications inherent in use of CdS are described in "A ZnO/p-CuInSe<sub>2</sub> Thin Film Solar Cell Prepared Entirely by Spray Pyrolysis", M.S. Tomar and F.J. Garcia, Thin Solid Films, 90 (1982), p.p. 419-423; and "Chemical Vapor Deposited Copper Indium Diselenide Thin Film Materials Research" Final Report, March 1984, SERI/STR-211-2247. While these publications disclose copper indium diselenide/zinc oxide heterojunction formation using zinc oxide spray pyrolysis or ion beam sputtering respectively, neither method results in an efficiency of greater than 2-3%. Therefore, these publications do not disclose a commercially viable method for the replacement of CdS with zinc oxide in a thin film copper indium diselenide heterojunction cell.

Weiting, et al, U.S. Pat. No. 4,612,411, incorporated herein by reference, describes the preparation of a thin film heterojunction photovoltaic cell formed from copper indium diselenide, as a first semiconductor layer, and the formation of a two layer zinc oxide semiconductor in heterojunction with the copper indium diselenide. The first of the two zinc oxide layers comprises a relatively thin layer (100-2000 angstroms) of high resistivity zinc oxide and the second comprises a relatively thick (10,000 angstroms) zinc oxide layer having been doped to exhibit low resistivity.

Subsequently, Pollock et al, U.S. Pat. No. 5,474,939, has produced higher efficiency non-CdS cells through the application of a wet chemical deposition zinc hydroxide precipitation step. The Pollock process involves the use of a metal back contact having a first p-type semiconductor film of chemical vapor deposition ("CVD") copper indium diselenide and a second transparent n-type semiconductor film of CVD zinc oxide on the copper indium diselenide and a thin interfacial film, of transparent insulating zinc oxide, between the p-type copper indium diselenide film and the n-type zinc oxide. Pollock prepares the interfacial zinc oxide film by the chemical deposition of zinc hydroxide on the copper indium diselenide from a zinc salt solution and complexing agents comprising ammonium hydroxide or triethanolamine, thereby forming a zinc ammonium solution complex, and annealing the deposit to convert the zinc hydroxide into the zinc oxide. Thus, while Pollock uses a wet chemical deposition step of zinc hydroxide precipitate from solution in order to generate a thin interfacial zinc oxide layer, it is believed, that devices prepared by direct deposition

of a zinc oxide layer on copper indium diselenide films are only 2-4% conversion efficient in spite of utilizing films capable of producing 15-17% cells.

## SUMMARY OF THE INVENTION

5

10

25

Therefore, it is an object of the present invention to provide an economical, simple, dry and controllable semiconductor layer junction forming process to make cadmium free high efficiency photovoltaic cells having a first layer comprised primarily of copper indium diselenide having a thin doped copper indium diselenide n-type region, generated by thermal diffusion with a group II(a,b) element such as zinc, and a group VII element, such as chlorine, and a second layer comprised of a conventional zinc oxide bilayer. Moreover, it is the object of this invention to eliminate the use of an interfacial extrinsic buffer layer, such as In<sub>2</sub>Se<sub>4</sub>/ZnIn<sub>2</sub>Se<sub>4</sub>, often used in the production of high efficiency cells. It is believed that interfacial layers introduce disruption at the junction region by way of a mismatch at the two interfaces and in the dissimilar nature of the materials themselves. Type conversion of the upper surface of a well crystallized copper indium diselenide grain is believed to generate a more stable junction with respect to time, light exposure and temperature.

A photovoltaic device according the present invention includes a first thin film layer of semiconductor material formed primarily from copper indium diselenide. Doping of the copper indium diselenide with zinc chloride is accomplished either through any well known CVD or sublimation process using either a zinc chloride solution or a solid zinc chloride material as the vapor source, respectively. In a preferred form, a 1% zinc chloride methanol solution is used as an extrinsic doping means followed by the evaporation of methanol. Thermal diffusion of zinc chloride into the copper indium diselenide upper region creates the thin n-type copper indium diselenide surface. The n-type region is cleaned of contaminants and a second thin film layer of semiconductor material comprising zinc oxide is applied. The zinc oxide material is preferably applied in two layers. The first layer comprises a thin layer of high resistivity zinc oxide. The second relatively thick layer of zinc oxide is doped to exhibit low resistivity.

### **DESCRIPTION OF THE DRAWINGS**

FIG. 1 is a cross-sectional illustration of a photovoltaic device made according to the method of the present invention.

### DESCRIPTION OF THE PREFERRED EMBODIMENTS

The schematics of the solar cell structure are similar to that described in the above mentioned patents and in U.S. No. 4,915,745 issued to Pollock (reexamined and reissued on Apr. 7, 1992), the disclosures of which are incorporated herein by reference.

5

10

In Fig. 1, photovoltaic cell 10 is structurally supported on glass substrate 16 having a thickness of one to four millimeters thick. Back contact metal layer 12 having a thickness of approximately 1.0 micron of molybdenum is deposited on substrate 16. First active region 14 of device 10 comprises a semiconductor layer 14 which, in the preferred embodiment, is comprised primarily of p-type copper indium diselenide having a thickness of about 3 microns. A thin doped copper indium gallium diselenide n-type region 18 is generated by thermal diffusion with zinc chloride. The second active region 20 of device 10 is a zinc oxide semiconductor layer having a thickness of about 0. 5 microns. Zinc oxide layer 20 is deposited in two distinct layers comprising a first high resistivity zinc oxide region 20(a) and a second low resistivity zinc oxide layer 20(b). Layer 20(a) has a thickness of about 0. 5 microns zinc oxide while layer 20(b) is about .20-.45 microns in thickness. High resistivity layer 20(a) comprises essentially of pure zinc oxide while layer 20(b) is doped to achieve low resistivity through any one of the well known methods. Device 10 is completed with a grid of front face contacts 22 in the form of narrow metal strips, such as silver or aluminum, typically deposited either by sputtering, evaporation, or plating.

The copper indium diselenide layer 14 may be deposited according to the process of the above-referenced Mickelsen et al. patent. However, specific examples of the fabrication of the copper indium diselenide layer 14 are also described in the Weiting and Pollock references above which are incorporated herein by reference. While references herein are to a copper indium diselenide semiconductor layer various other materials may be alloyed with this layer for various purposes. For example, aluminum, gallium, tellurium, or sulfur are well known inclusions in copper indium diselenide films to adjust band gaps, and such alloyed materials are considered equivalent to copper indium diselenide for the purposes of this invention. Likewise, as in Pollock, the precise ratios of copper, indium and selenium may be adjusted to improve the qualities of the final layer, for example, in attempts to eliminate pure copper nodules.

5

10

Several test devices were fabricated to test the process of the present invention. A copper indium selenium film was prepared using a conventional three stage process. Indium and selenide having a low gallium concentration are heated to 550°C in a selenium atmosphere with the evaporation of copper. The composition of the upper I micron of the Copper/InGaSe stack ("CIGS"), as determined by EPMA, showed that the film was copper deficient. The copper/indium plus gallium ratio was 0.85-0.9. A device with standard window layers was fabricated on one half of the CIGS film and the other half was used to test the following zinc chloride thermal diffusion process of the invention.

A solution of zinc chloride in methanol was prepared by dissolving 1 gram of zinc chloride in 100 milliliters of methanol. A few drops of the zinc chloride methanol solution was dispersed on one-half of the CIGS thin film using a dropper. The use of a zinc chloride solution as the doping source rather than solid zinc chloride was chosen for proof of concept demonstration. The methanol solvent was allowed to evaporate, leaving behind a zinc chloride layer on the surface of the CIGS film. Samples of the CIGS film having a zinc chloride layer were heated in an oven 10-60 minutes, ambient atmospheric air, at 200°C in order to thermally diffuse zinc chloride into the surface region of the CIGS film. The samples were allowed to cool and then rinsed in deionized water. An etching step in dilute hydrochloric acid (10%) was performed in order to remove any residual layer on the CIGS surface. The etching step is believed to dissolve and etch away zinc, chloride, and any other reaction products and was done deliberately to rule out the presence of any external buffer layers on the CIGS. A thin emitter region with appreciable n-type conductivity was thus achieved. Standard zinc oxide was sputtered onto the CIGS films by any one of the well known procedures and the devices were then completed with application of a grid in the usual manner.

In the foregoing tests, the zinc chloride thermal diffusion cell resulted in a 13.5% efficient device having an open current voltage ("Voc") of 0.526. Thermal diffusion time was approximately 30 minutes. These results are comparable to our tests of other devices prepared using standard CdS/ZnO windows having a 12.6% conversion efficiency and a Voc of 0.535. By way of comparison, our ZnO/CIGS cells fabricated by sputtering a standard ZnO bilayer directly on one-half of a CIGS film, prepared in the above manner, without the zinc chloride thermal diffusion process of the present invention, resulted in low efficiencies (3-4%).

10

According to the present invention, doping the upper copper indium diselenide region substrate 16 having layer 12 and region 14 to generate n-type region 18, of FIG. 1, may be accomplished either by using a solid zinc chloride vapor source in a sublimation type process, or through CVD of a zinc chloride solution, preferably a 1% zinc chloride in methanol (Wt./Vol.), carried into an evacuated reactor with an inert carrier gas, such as argon. As in FIG 1., substrate 16 with layer 12 and region 14 thereon would be located in the reactor on a heated support. We propose to use a vapor transport sublimation reaction of any one of the well known methods using solid zinc chloride as the vapor source in order to manufacture the devices herein in a dry inline process.

While the present invention has been illustrated and described with reference to particular structures and methods of fabrication, it will be apparent that other changes and modifications can be made therein with the scope of the present invention as defined by the appended claims.

5

10

### What is claimed is:

- 1. A process for making a thin film heterojunction photovoltaic device comprising the steps of:
  - (a) depositing a first film of p-type copper indium diselenide film on a metal back contact;
  - (b) depositing on the upper surface of the copper indium diselenide film a group II(a,b) and VII elemental salt;
  - (c) converting the p-type the upper copper indium diselenide film surface n-type by thermal diffusion of the salt into the copper indium diselenide film;
  - (d) depositing a second thin film layer of high resistivity zinc oxide; and
  - (e) depositing a third film of n-type transparent zinc oxide on the second thin film high resistivity zinc oxide layer.
- 2. A process according to claim I in which the group II(a,b) and VII elemental salt is zinc chloride.
- 3. A process according to claim 2 wherein zinc chloride is deposited on the copper indium diselenide film surface from solid zinc chloride in a vapor phase through sublimation.
- 4. A process according to claim 2 wherein zinc chloride is deposited on the copper indium diselenide film surface from a zinc chloride solution by chemical vapor deposition.
- 5. A process according to claim 4 wherein the zinc chloride solution comprises zinc chloride in methanol.
- 6. A process according to claim I wherein the elemental salt and copper indium diselenide are thermally diffused at 190-220°C.
- 7. A process according to claim I wherein the elemental salt and copper indium diselenide are heated in contact for 10-60 minutes.
- 8. A process according to claim I further comprising cleaning the n-type converted copper indium diselenide film surface with deionized water and etching with dilute hydrochloric acid.
- 9. A process according to claim 8 wherein the hydrochloric acid solution is 10% hydrochloric acid in water.
- 10. A thin film photovoltaic device comprising, in order, a first layer of p-type copper indium diselenide semiconductor having a type converted upper region rendered n-type by thermal diffusion of a group II(a,b) and VII elemental salt, a second layer of high resistivity zinc oxide

semiconductor in contact with said first layer, and a third layer of low resistivity zinc oxide semiconductor in contact with said second layer.

11. A device according to claim 10, wherein the group II(a,b) and VII elemental salt is zinc chloride.

10

## **ABSTRACT OF THE INVENTION**

The present invention provides an economical, simple, dry and controllable semiconductor layer junction forming process to make cadmium free high efficiency photovoltaic cells having a first layer comprised primarily of copper indium diselenide having a thin doped copper indium diselenide n-type region, generated by thermal diffusion with a group II(a,b) element such as zinc, and a group VII element, such as chlorine, and a second layer comprised of a conventional zinc oxide bilayer. A photovoltaic device according the present invention includes a first thin film layer of semiconductor material formed primarily from copper indium diselenide. Doping of the copper indium diselenide with zinc chloride is accomplished using either a zinc chloride solution or a solid zinc chloride material. Thermal diffusion of zinc chloride into the copper indium diselenide upper region creates the thin n-type copper indium diselenide surface. A second thin film layer of semiconductor material comprising zinc oxide is then applied in two layers. The first layer comprises a thin layer of high resistivity zinc oxide. The second relatively thick layer of zinc oxide is doped to exhibit low resistivity.




Fig. 1

# As the below named inventor(s), I (we) hereby declare that:

My (Our) residence, post office address and citizenship(s) are as stated below next to my (our) name(s). I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor

COMBINED DECLARATION AND POWER OF ATTORNEY

(if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled CADMIUM-FREE JUNCTION FABRICATION PROCESS FOR CuInSe, THIN FILM SOLAR CELLS The specification of which (check one) as filed on as Serial No. is attached hereto and was amended I (We) hereby state that I (we) have reviewed and understand the contents of the above-identified specification, including claims, as amended by any amendment referred to above. I (We) acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a). I (We) hereby claim foreign priority benefits under Title 35, United States Code § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed: PRIOR FOREIGN APPLICATION(S) **Priority** claimed Yes Country Filed (Day/Month/Year) No Number I (We) hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I (we) acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application: Filing Date: Serial No.: Status: POWER OF ATTORNEY: As the named inventor(s), I (we) hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. Names and Registration Nos. Names and Registration Nos. Ken Richardson 27,378 Send Correspondence to: Direct Telephone Calls to: (Name and Telephone Numbers) Ken Richardson Assistant Chief Patent Counsel Ken Richardson National Renewable Energy Laboratory 1617 Cole Boulevard 303/384-7576 Golden, CO 80401

NREL BF076(10/9/92) Page 1 of 2 Pages

We hereby declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of joint inventor	KANNAN V. RAMANATHAN	
Inventor's signature		Date
Residence	Lakewood, Colorado	Citizenship <u>India</u>
Post Office Address	55 Zinnia Court	
	Lakewood, CO 80228	
Full name of joint inventor	MIGUEL A, CONTRERAS	
Inventor's signature		Date
Residence	Golden, Colorado	
Post Office Address	13568 W. 25 <sup>th</sup> Place	
-	Golden, CO 80401	
Full name of joint inventor _	RAGHU N. BHATTACHARYA	
Inventor's signature		Date
Residence	Littleton, Colorado	Citizenship USA Post
Office Address	5573 S. Taft Street	
	Littleton, CO 80127	
Full name of joint inventor	JAMES KEANE	
Inventor's signature		
	Lakewood, Colorado	
Post Office Address	1502 S. Queen Street	
	Lakewood, CO 80232	
Full name of joint inventor	ROMMEL NOUFI	
Inventor's signature		Date
Residence	Golden, Colorado	Citizenship <u>USA</u>
Post Office Address	237 Lamb Lane	
	Golden, CO 80401	

NREL BF076(10/9/92)